In a subhalfmicron MOSFET, a source/drain junction depth approaches to 0.lpm. Consequently, source/drain resistance increases to restrict a drivability of MOSFET.
l.Introduction
In a subhalfmicron MOSFET, a source/drain junction depth approaches to 0.lpm. Consequently, source/drain resistance increases to restrict a drivability of MOSFET.
One of the attractive technology to reduce this source/drain resistance is a SALICIDE (Self-AlignedSilicide) process. The SALICIDE process has another benefit to replace a silicon/metal contact of high resistivity to a silicide/metal contact of low resistivity.
However, in applying a SALICIDE process to a 0.1pm depth shallow junction, investigation of the impurity behaviour in silicide/silicoh system is necessary. A shallow junction has a sharp profile of impurity concentration in vertical direction, with a peak at a surface. Silicidation in such a shallow junction induces a consumption of high impurity region and locates the silicide/silicon interface in the region of low impurity concentration. Therefore, the shift of impurity concentration due to redistribution at this low concentration interface may significantly enhance the degradation of a silicide/silicon interface in a shallow junction, as illustrated in Fig.1 In order to estimate the minimum impurity concentration at the TiSi2/Si interface which is required to avoid a barier formation, the relation between the interface concentration and the interface resistance is investigated. In Fig.6 Ius-Vos curves with and without "DIS" are shown in Fig.7 . By applying "DIS", degradation of the I-V characteristics at linear region is improved. From this result, "DIS" process is effective to supplement impurity at the TiSiz/Si interface.
To investigate the behaviour of boron in "DIS" process, the boron concentration after post silicidation anneal is obtained by simulation. Results of with and without "DIS" process is shown in Fig.8 
